

March 19, 2004

To: Commissioner for Patents P.O.Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Req. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

| Serial No. 10/767,276 01/29/04 |

Kern-Huat Ang et al.

METHOD FOR END POINT DETECTION OF POLYSILICON CHEMICAL MECHANICAL POLISHING IN AN ANTI-FUSE MEMORY DEVICE

DEATCE

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on March 7, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

- U.S. Patent 5,670,410 to Pan, "Method of Forming Integrated CMP Stopper and Analog Capacitor," teaches a method to form an analog capacitor with a topmost electrode comprising polysilicon.
- U.S. Patent 6,391,768 to Lee et al., "Process for CMP Removal of Excess Trench or Via Filler Metal which Inhibits Formation of Concave Regions on Oxide Surface of Integrated Circuit Structure," describes a method to chemical mechanical polish a metal layer overlying a dielectric layer.
- U.S. Patent 6,261,851 to Li et al., "Optimization of CMP Process by Detecting of Oxide/Nitride Interface Using IR Sytem," describes a method and an apparatus to detect and to monitor ammonia gas given off as a bi-product in a CMP operation.
- U.S. Patent 6,294,457 to Liu, "Optimized IMD Scheme for Using Organic Low-K Material as IMD Layer," describes a method to prevent particle contamination during an argon (Ar) sputter operation used for pre-cleaning metal.
- U.S. Patent 6,008,104 to Schrems, "Method of Fabricating a Trench Capacitor with a Deposited Isolation Collar," discusses a trench capacitor achieved by providing a node dielectric that lines the collar and sidewalls of the bottom of the trench.

- U.S. Patent 6,423,628 to Li et al., "Method of Forming Integrated Circuit Structure having Low Dielectric Constant Material and having Silicon Oxynitride Caps Over Closely Spaced Apart Metal Lines," discloses a capping layer of an insulator such as silicon oxynitride formed over horizontally closely spaced apart metal lines on an oxide layer of an integrated circuit structure formed on a siemconductor substrate.
- U.S. Patent 6,531,410 to Bertin et al., "Intrinsic Dual Gate Oxide MOSFET Using a Damascene Gate Process," discusses dual gate oxide MOSFET using a damascene gate process.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

Form PTO-1	7111710-14-13													www.(Cpac	•		40	Icanon Hameur		· ·
ALLED ATION DICOLOCUPE OF ATION															2-13		(767	,27	6
	AN APPLICATION Kern-Hu															uat Ang et al.				
MAR 2 9 2	MAR 2 9 2009 so governd shouls il nocossary)														14ng Dan 01/29/64 Craw MINN					
A.	46	6									U. Sʻ.	PAT	ENT D	осим			٠	·	·	
EXTINCT N	DOCUMENT HUMBER						Л	DATE					imic			CLU11		Mecrie	MACITE VINO DYL	
	5	5670410				191	23/4	17	Pan						7	60 9/25/9		5/9/2		
	ļ	391768			1			1	_ e	+ a	Tal.			}	633	(0/30/00				
	ļ	2618517/17/01 Liet						di			438		8 9/30/9							
	1		i	1	ł	1	١.,		251		1	A.				438	}	623	,	1/01
·.	l	2423628								Li et al.				438		622 10/22		22/99		
·	1	1 1		1	l	1 .			28			hre	<u>ems</u>			438	}	386	4/1	0/98
	ł	1 1			İ	1	1 1	ı		-	Ber	_	- 1	-al.		438	<u>}</u>	766	2/2	7/01
				_																
·																				
<u> -</u>										•										
	FOREIGN PATENT DOCUMENTS																			
	∞	OCCUPENT HOMBEU					·	OUTE				COUNTRY			cus	5	SUBCLASS	YES	lution NO	
												· · · · · · · · · · · · · · · · · · ·						·		
					-				•											

					_						<u>. </u>							·		-
					-								 							j
					<u> </u>						OTHER	DOC	UME	VTS (Ir	ndudny Au	ישרו, אמני	. Da	ia. Partinari	oagos, E	Ic.)
]																				
		-																		
EXAMICA	 -	L											DATE CONCOERED							
												,		I						
							 -		··		- , ,			:						